



# BCM® Bus Converter

## BCM6123xD1E2663yzz



### Isolated Fixed Ratio DC-DC Converter

#### Features & Benefits

- Up to 62.5A continuous secondary current
- Up to 2352W/in<sup>3</sup> power density
- 97.4% peak efficiency
- 4242V<sub>DC</sub> isolation
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 6123 through-hole ChiP package
  - 2.402" x 0.990" x 0.286"  
(61.00mm x 25.14mm x 7.26mm)
- PMBus™ management interface \*

#### Typical Applications

- 380V<sub>DC</sub> Power Distribution
- High End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High Density Power Supplies
- Communications Systems
- Transportation

Product Ratings	
$V_{PRI} = 384V$ (260 – 410V)	$I_{SEC} = \text{up to } 62.5A$
$V_{SEC} = 24V$ (16.3 – 25.6V) (NO LOAD)	$K = 1/16$

#### Product Description


The BCM6123xD1E2663yzz is a high efficiency Bus Converter operating from a 260 to 410V<sub>DC</sub> primary bus to deliver an isolated, ratiometric secondary voltage from 16.3 to 25.6V<sub>DC</sub>.

The BCM6123xD1E2663yzz offers low noise, fast transient response, and industry leading efficiency and power density. In addition, it provides an AC impedance beyond the bandwidth of most downstream regulators, allowing input capacitance normally located at the input of a POL regulator to be located at the primary side of the BCM. With a primary to secondary K factor of 1/16, that capacitance value can be reduced by a factor of 256x, resulting in savings of board area, material and total system cost.


Leveraging the thermal and density benefits of Vicor's ChiP packaging technology, the BCM offers flexible thermal management options with very low top and bottom side thermal impedances. Thermally-adept ChiP-based power components enable customers to achieve low cost power system solutions with previously unattainable system size, weight and efficiency attributes quickly and predictably.

\*When used with D44TL1A0 and I13TL1A0 chipset

## Typical Applications




BCM6123xD1E2663y00 at point of load




BCM6123xD1E2663y01 at point of load

## Typical Applications (Cont.)



3 phase AC to point of load (3 phase AIM + BCM6123xD1E2663yzz)

## Pin Configuration



## Pin Descriptions

Power Pins			
Pin Number	Signal Name	Type	Function
I1, J1, K1, L1	+V <sub>PRI</sub>	PRIMARY POWER	Positive primary transformer power terminal
L'2	-V <sub>PRI</sub>	PRIMARY POWER RETURN	Negative primary transformer power terminal
A1, D1, E1, H1, A'2, D'2, E'2, H'2	+V <sub>SEC</sub>	SECONDARY POWER	Positive secondary transformer power terminal
B1, C1, F1, G1 B'2, C'2, F'2, G'2	-V <sub>SEC</sub> *	SECONDARY POWER RETURN	Negative secondary transformer power terminal
Analog Control Signal Pins			
Pin Number	Signal Name	Type	Function
I'2	TM	OUTPUT	Temperature Monitor; primary side referenced signals
J'2	EN	INPUT	Enables and disables power supply; primary side referenced signals
K'2	VAUX	OUTPUT	Auxiliary Voltage Source; primary side referenced signals
PMBus Control Signal Pins			
Pin Number	Signal Name	Type	Function
I'2	SER-OUT	OUTPUT	UART transmit pin; Primary side referenced signals
J'2	EN	INPUT	Enables and disables power supply; Primary side referenced signals
K'2	SER-IN	INPUT	UART receive pin; Primary side referenced signals

\*For proper operation an external low impedance connection must be made between listed -V<sub>SEC</sub>1 and -V<sub>SEC</sub>2 terminals.

## Part Ordering Information

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
BCM	6123	x	D1	E	26	63	y	zz
Bus Converter Module	61 = L 23 = W	T = TH	410V	260 – 410V	25.6V No Load	62.5A	T = -40°C – 125°C M = -55°C – 125°C	<b>00</b> = Analog Ctrl <b>01</b> = PMBus Ctrl <b>OR</b> = Reversible Analog Ctrl <b>OP</b> = Reversible PMBus Ctrl

All products shipped in JEDEC standard high profile (0.400" thick) trays (JEDEC Publication 95, Design Guide 4.10).

## Standard Models

Product Function	Package Size	Package Mounting	Max Primary Input Voltage	Range Identifier	Max Secondary Voltage	Secondary Output Current	Temperature Grade	Option
BCM	6123	T	D1	E	26	63	M	00
BCM	6123	T	D1	E	26	63	T	00
BCM	6123	T	D1	E	26	63	M	01
BCM	6123	T	D1	E	26	63	T	01

## Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+V <sub>PRI_DC</sub> to -V <sub>PRI_DC</sub>		-1	480	V
V <sub>PRI_DC</sub> or V <sub>SEC_DC</sub> Slew Rate (Operational)			1	V/μs
+V <sub>SEC_DC</sub> to -V <sub>SEC_DC</sub>		-1	30	V
TM / SER-OUT to -V <sub>PRI_DC</sub>			4.6	V
EN to -V <sub>PRI_DC</sub>		-0.3	5.5	V
VAUX / SER-IN to -V <sub>PRI_DC</sub>			4.6	V

## Electrical Specifications

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>General Powertrain PRIMARY to SECONDARY Specification (Forward Direction)</b>						
Primary Input Voltage Range (Continuous)	$V_{\text{PRI\_DC}}$		<b>260</b>		<b>410</b>	V
$V_{\text{PRI}}$ µController	$V_{\mu\text{C\_ACTIVE}}$	$V_{\text{PRI\_DC}}$ voltage where µC is initialized, (ie VAUX = Low, powertrain inactive)			130	V
PRI to SEC Input Quiescent Current	$I_{\text{PRI\_Q}}$	Disabled, EN Low, $V_{\text{PRI\_DC}} = 384\text{V}$		2		mA
		$T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$			4	
PRI to SEC No Load Power Dissipation	$P_{\text{PRI\_NL}}$	$V_{\text{PRI\_DC}} = 384\text{V}, T_{\text{INTERNAL}} = 25^{\circ}\text{C}$		13	20	W
		$V_{\text{PRI\_DC}} = 384\text{V}$	<b>6</b>		<b>27</b>	
		$V_{\text{PRI\_DC}} = 260\text{V to } 410\text{V}, T_{\text{INTERNAL}} = 25^{\circ}\text{C}$			21	
		$V_{\text{PRI\_DC}} = 260\text{V to } 410\text{V}$			<b>29</b>	
PRI to SEC Inrush Current Peak	$I_{\text{PRI\_INR\_PK}}$	$V_{\text{PRI\_DC}} = 410\text{V}, C_{\text{SEC\_EXT}} = 1000\mu\text{F}, R_{\text{LOAD\_SEC}} = 20\%$ of full load current		4		A
		$T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$			10	
DC Primary Input Current	$I_{\text{PRI\_IN\_DC}}$	At $I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}, T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$			4.0	A
Transformation Ratio	K	Primary to secondary, $K = V_{\text{SEC\_DC}} / V_{\text{PRI\_DC}}$ , at no load		1/16		V/V
Secondary Output Current (Continuous)	$I_{\text{SEC\_OUT\_DC}}$				62.5	A
Secondary Output Current (Pulsed)	$I_{\text{SEC\_OUT\_PULSE}}$	2ms pulse, 25% duty cycle, $I_{\text{SEC\_OUT\_AVG}} \leq 50\%$ rated $I_{\text{SEC\_OUT\_DC}}$			75	A
PRI to SEC Efficiency (Ambient)	$\eta_{\text{AMB}}$	$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}$	96.4	97.2		%
		$V_{\text{PRI\_DC}} = 260\text{V to } 410\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}$	95.5			
		$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 31.25\text{A}$	96.5	97.3		
PRI to SEC Efficiency (Hot)	$\eta_{\text{HOT}}$	$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}$	96.3	96.7		%
PRI to SEC Efficiency (Over Load Range)	$\eta_{20\%}$	$12.5\text{A} < I_{\text{SEC\_OUT\_DC}} < 62.5\text{A}$	90			%
PRI to SEC Output Resistance	$R_{\text{SEC\_COLD}}$	$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}, T_{\text{INTERNAL}} = -55^{\circ}\text{C}$	3	5	7	$\text{m}\Omega$
	$R_{\text{SEC\_AMB}}$	$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}$	5	7	9	
	$R_{\text{SEC\_HOT}}$	$V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}, T_{\text{INTERNAL}} = 100^{\circ}\text{C}$	6.5	8.5	10.5	
Switching Frequency	$f_{\text{SW}}$	Frequency of the output voltage ripple = $2x f_{\text{SW}}$	<b>1.00</b>	1.05	<b>1.10</b>	MHz
Secondary Output Voltage Ripple	$V_{\text{SEC\_OUT\_PP}}$	$C_{\text{SEC\_EXT}} = 0\mu\text{F}, I_{\text{SEC\_OUT\_DC}} = 62.5\text{A}, V_{\text{PRI\_DC}} = 384\text{V}, 20\text{MHz BW}$		150		mV
		$T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$			250	
Primary Input Leads Inductance (Parasitic)	$L_{\text{PRI\_IN\_LEADS}}$	Frequency 2.5MHz (double switching frequency), simulated lead model		7		nH
Secondary Output Leads Inductance (Parasitic)	$L_{\text{SEC\_OUT\_LEADS}}$	Frequency 2.5MHz (double switching frequency), simulated lead model		0.64		nH
Primary Input Series Inductance (Internal)	$L_{\text{IN\_INT}}$	Reduces the need for input decoupling inductance in BCM arrays		0.56		$\mu\text{H}$

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>General Powertrain PRIMARY to SECONDARY Specification (Forward Direction) Cont.</b>						
Effective Primary Capacitance (Internal)	$C_{\text{PRI\_INT}}$	Effective value at $384V_{\text{PRI\_DC}}$		0.37		$\mu\text{F}$
Effective Secondary Capacitance (Internal)	$C_{\text{SEC\_INT}}$	Effective value at $24V_{\text{SEC\_DC}}$		70		$\mu\text{F}$
Rated Secondary Output Capacitance (External)	$C_{\text{SEC\_OUT\_EXT}}$	Excessive capacitance may drive module into short circuit protection			<b>1000</b>	$\mu\text{F}$
Rated Secondary Output Capacitance (External), Parallel Array Operation	$C_{\text{SEC\_OUT\_AEXT}}$	$C_{\text{SEC\_OUT\_AEXT}} \text{ Max} = N * 0.5 * C_{\text{SEC\_OUT\_EXT MAX}}$ , where $N = \text{the number of units in parallel}$				
<b>Powertrain Protection PRIMARY to SECONDARY (Forward Direction)</b>						
Auto Restart Time	$t_{\text{AUTO\_RESTART}}$	Startup into a persistent fault condition. Non-latching fault detection given $V_{\text{PRI\_DC}} > V_{\text{PRI\_UVLO+}}$	<b>490</b>		<b>560</b>	ms
Primary Overvoltage Lockout Threshold	$V_{\text{PRI\_OVLO+}}$		<b>420</b>	435	<b>450</b>	V
Primary Overvoltage Recovery Threshold	$V_{\text{PRI\_OVLO-}}$		<b>410</b>	425	<b>440</b>	V
Primary Overvoltage Lockout Hysteresis	$V_{\text{PRI\_OVLO\_HYST}}$			10		V
Primary Overvoltage Lockout Response Time	$t_{\text{PRI\_OVLO}}$			100		$\mu\text{s}$
Primary Soft-Start Time	$t_{\text{PRI\_SOFT-START}}$	From powertrain active. Fast current limit protection disabled during soft-start		1		ms
Secondary Output Overcurrent Trip Threshold	$I_{\text{SEC\_OUT\_OCP}}$		<b>75</b>	84	<b>110</b>	A
Secondary Output Overcurrent Response Time Constant	$t_{\text{SEC\_OUT\_OCP}}$	Effective internal RC filter		3		ms
Secondary Output Short Circuit Protection Trip Threshold	$I_{\text{SEC\_OUT\_SCP}}$		<b>94</b>			A
Secondary Output Short Circuit Protection Response Time	$t_{\text{SEC\_OUT\_SCP}}$			1		$\mu\text{s}$
Overtemperature Shutdown Threshold	$t_{\text{OTP+}}$	Temperature sensor located inside controller IC	<b>125</b>			$^{\circ}\text{C}$

## Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Powertrain Supervisory Limits PRIMARY to SECONDARY (Forward Direction)</b>						
Primary Overvoltage Lockout Threshold	$V_{\text{PRI\_OVLO+}}$		<b>420</b>	435	<b>450</b>	V
Primary Overvoltage Recovery Threshold	$V_{\text{PRI\_OVLO-}}$		<b>410</b>	425	<b>440</b>	V
Primary Overvoltage Lockout Hysteresis	$V_{\text{PRI\_OVLO\_HYST}}$			10		V
Primary Overvoltage Lockout Response Time	$t_{\text{PRI\_OVLO}}$			100		$\mu\text{s}$
Primary Undervoltage Lockout Threshold	$V_{\text{PRI\_UVLO-}}$		<b>200</b>	225	<b>250</b>	V
Primary Undervoltage Recovery Threshold	$V_{\text{PRI\_UVLO+}}$		<b>220</b>	240	<b>259</b>	V
Primary Undervoltage Lockout Hysteresis	$V_{\text{PRI\_UVLO\_HYST}}$			15		V
Primary Undervoltage Lockout Response Time	$t_{\text{PRI\_UVLO}}$			100		$\mu\text{s}$
Primary Undervoltage Startup Delay	$t_{\text{PRI\_UVLO+\_DELAY}}$	From $V_{\text{PRI\_DC}} = V_{\text{PRI\_UVLO+}}$ to powertrain active, EN floating (i.e., one time startup delay from application of $V_{\text{PRI\_DC}}$ to $V_{\text{SEC\_DC}}$ )		20		ms
Secondary Output Overcurrent Trip Threshold	$I_{\text{SEC\_OUT\_OCP}}$		<b>83</b>	88	<b>93</b>	A
Secondary Output Overcurrent Response Time Constant	$t_{\text{SEC\_OUT\_OCP}}$	Effective internal RC filter		3		ms
Overtemperature Shutdown Threshold	$t_{\text{OTP+}}$	Temperature sensor located inside controller IC	<b>125</b>			$^{\circ}\text{C}$
Overtemperature Recovery Threshold	$t_{\text{OTP-}}$		105	110	115	$^{\circ}\text{C}$
Undertemperature Shutdown Threshold	$t_{\text{UTP}}$	Temperature sensor located inside controller IC; Protection not available for M-Grade units.			-45	$^{\circ}\text{C}$
Undertemperature Restart Time	$t_{\text{UTP\_RESTART}}$	Startup into a persistent fault condition. Non-latching fault detection given $V_{\text{PRI\_DC}} > V_{\text{PRI\_UVLO+}}$		3		s




Figure 1 — Specified thermal operating area




Figure 2 — Specified electrical operating area using rated  $R_{SEC\_HOT}$




Figure 3 — Specified primary startup into load current and external capacitance

## Analog Control Signal Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Temperature Monitor							
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX
DIGITAL OUTPUT	Startup	Powertrain Active to TM Time	$t_{\text{TM}}$			<b>100</b>	
	Regular Operation	TM Duty Cycle	$\text{TM}_{\text{PWM}}$		<b>18.18</b>		<b>68.18</b>
		TM Current	$I_{\text{TM}}$			<b>4</b>	mA
	Recommended External filtering						
	TM Capacitance (External)	$C_{\text{TM\_EXT}}$	Recommended external filtering		0.01		
	TM Resistance (External)	$R_{\text{TM\_EXT}}$	Recommended external filtering		1		
	Specifications using recommended filter						
	TM Gain	$A_{\text{TM}}$		10		$\text{mV} / ^{\circ}\text{C}$	
	TM Voltage Reference	$V_{\text{TM\_AMB}}$		1.27		V	
	TM Voltage Ripple	$V_{\text{TM\_PP}}$	$R_{\text{TM\_EXT}} = 1\text{k}\Omega, C_{\text{TM\_EXT}} = 0.01\mu\text{F}, V_{\text{PRI\_DC}} = 384\text{V}, I_{\text{SEC\_DC}} = 62.5\text{A}$ $T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$	28		mV	
	40						

Enable / Disable Control							
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX
ANALOG INPUT	Startup	EN to Powertrain Active Time	$t_{\text{EN\_START}}$	$V_{\text{PRI\_DC}} > V_{\text{PRI\_UVLO+}}$ , EN held low both conditions satisfied for $T > t_{\text{PRI\_UVLO+\_DELAY}}$		<b>250</b>	
	Regular Operation	EN Voltage Threshold	$V_{\text{EN\_TH}}$		<b>2.3</b>		V
		EN Resistance (Internal)	$R_{\text{EN\_INT}}$	Internal pull up resistor		1.5	
		EN Disable Threshold	$V_{\text{EN\_DISABLE\_TH}}$			<b>1</b>	V

## Analog Control Signal Characteristics (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Auxiliary Voltage Source								
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
ANALOG OUTPUT	Startup	Powertrain Active to VAUX Time	$t_{\text{VAUX}}$	Powertrain active to VAUX High		<b>2</b>		ms
	Regular Operation	VAUX Voltage	$V_{\text{VAUX}}$		<b>2.8</b>		<b>3.3</b>	V
		VAUX Available Current	$I_{\text{VAUX}}$				<b>4</b>	mA
		VAUX Voltage Ripple	$V_{\text{VAUX\_PP}}$	$T_{\text{INTERNAL}} \leq 100^{\circ}\text{C}$		50		mV
		VAUX Capacitance (External)	$C_{\text{VAUX\_EXT}}$				<b>100</b>	$\mu\text{F}$
		VAUX Resistance (External)	$R_{\text{VAUX\_EXT}}$	$V_{\text{PRI\_DC}} < V_{\mu\text{C\_ACTIVE}}$	1.5			$\text{k}\Omega$
	Fault	VAUX Fault Response Time	$t_{\text{VAUX\_FR}}$	From fault to $V_{\text{VAUX}} = 2.8\text{V}$ , $C_{\text{VAUX}} = 0\text{pF}$		10		$\mu\text{s}$

## PMBus™ Control Signal Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

UART SER-IN / SER-OUT Pins								
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
<b>GENERAL I/O</b>		Baud Rate	$\text{BR}_{\text{UART}}$	Rate		<b>750</b>		Kbit/s
<b>SER-IN Pin</b>								
<b>DIGITAL INPUT</b>	Regular Operation	SER-IN Input Voltage Range	$V_{\text{SER-IN\_IH}}$			2.3		V
			$V_{\text{SER-IN\_IL}}$				1	V
		SER-IN Rise Time	$t_{\text{SER-IN\_RISE}}$	10% to 90%		400		ns
		SER-IN Fall Time	$t_{\text{SER-IN\_FALL}}$	10% to 90%		25		ns
		SER-IN $R_{\text{PULLUP}}$	$R_{\text{SER-IN\_PLP}}$	Pull up to 3.3V		1.5		$\text{k}\Omega$
		SER-IN External Capacitance	$C_{\text{SER-IN\_EXT}}$				400	pF
<b>SER-OUT Pin</b>								
<b>DIGITAL OUTPUT</b>	Regular Operation	SER-OUT Output Voltage Range	$V_{\text{SER-OUT\_OH}}$	$0\text{mA} \geq I_{\text{OH}} \geq -4\text{mA}$	2.8			V
			$V_{\text{SER-OUT\_OL}}$	$0\text{mA} \leq I_{\text{OL}} \leq 4\text{mA}$			0.5	V
		SER-OUT Rise Time	$t_{\text{SER-OUT\_RISE}}$	10% to 90%		55		ns
		SER-OUT Fall Time	$t_{\text{SER-OUT\_FALL}}$	10% to 90%		45		ns
		SER-OUT Source Current	$I_{\text{SER-OUT}}$	$V_{\text{SER-OUT}} = 2.8\text{V}$			6	mA
		SER-OUT Output Impedance	$Z_{\text{SER-OUT}}$				<b>120</b>	$\Omega$

Enable / Disable Control								
SIGNAL TYPE	STATE	ATTRIBUTE	SYMBOL	CONDITIONS / NOTES	MIN	TYP	MAX	UNIT
<b>ANALOG INPUT</b>	Startup	EN to Powertrain Active Time	$t_{\text{EN\_START}}$	$V_{\text{PRI\_DC}} > V_{\text{PRI\_UVLO+}}$ , EN held low both conditions satisfied for $t > t_{\text{PRI\_UVLO+\_DELAY}}$		<b>250</b>		$\mu\text{s}$
	Regular Operation	EN Voltage Threshold	$V_{\text{ENABLE}}$		<b>2.3</b>			V
		EN Resistance (Internal)	$R_{\text{EN\_INT}}$	Internal pull up resistor		1.5		$\text{k}\Omega$
		EN Disable Threshold	$V_{\text{EN\_DISABLE\_TH}}$				1	V

## PMBus™ Reported Characteristics

Specifications apply over all line, load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Monitored Telemetry					
• The BCM communication version is not intended to be used without a Digital Supervisor.					
ATTRIBUTE	DIGITAL SUPERVISOR PMBus™ READ COMMAND	ACCURACY (RATED RANGE)	FUNCTIONAL REPORTING RANGE	UPDATE RATE	REPORTED UNITS
Input Voltage	(88h) READ_VIN	$\pm 5\%$ (LL - HL)	130V to 450V	100 $\mu\text{s}$	$V_{\text{ACTUAL}} = V_{\text{REPORTED}} \times 10^{-1}$
Input Current	(89h) READ_IIN	$\pm 5\%$ (10 - 133% of FL)	-5.9A to 5.9A	100 $\mu\text{s}$	$I_{\text{ACTUAL}} = I_{\text{REPORTED}} \times 10^{-3}$
Output Voltage <sup>[1]</sup>	(8Bh) READ_VOUT	$\pm 5\%$ (LL - HL)	8.0V to 28.0V	100 $\mu\text{s}$	$V_{\text{ACTUAL}} = V_{\text{REPORTED}} \times 10^{-1}$
Output Current	(8Ch) READ_IOUT	$\pm 5\%$ (10 - 133% of FL)	-87.5A to 87.5A	100 $\mu\text{s}$	$I_{\text{ACTUAL}} = I_{\text{REPORTED}} \times 10^{-2}$
Output Resistance	(D4h) READ_ROUT	$\pm 5\%$ (50 - 100% of FL)	0.5m $\Omega$ to 15m $\Omega$	100ms	$R_{\text{ACTUAL}} = R_{\text{REPORTED}} \times 10^{-5}$
Temperature <sup>[2]</sup>	(8Dh) READ_TEMPERATURE_1	$\pm 7^{\circ}\text{C}$ (Full Range)	-55°C to 130°C	100ms	$T_{\text{ACTUAL}} = T_{\text{REPORTED}}$


<sup>[1]</sup> Default READ Output Voltage returned when unit is disabled = -300V.

<sup>[2]</sup> Default READ Temperature returned when unit is disabled = -273°C.

Variable Parameter					
<ul style="list-style-type: none"> <li>Factory setting of all below Thresholds and Warning limits are 100% of listed protection values.</li> <li>Variables can be written only when module is disabled either EN pulled low or <math>V_{\text{IN}} &lt; V_{\text{IN\_UVLO}}</math>.</li> <li>Module must remain in a disabled mode for 3ms after any changes to the below variables allowing ample time to commit changes to EEPROM.</li> </ul>					
ATTRIBUTE	DIGITAL SUPERVISOR PMBus™ COMMAND <sup>[3]</sup>	CONDITIONS / NOTES	ACCURACY (RATED RANGE)	FUNCTIONAL REPORTING RANGE	DEFAULT VALUE
Input / Output Overvoltage Protection Limit	(55h) VIN_OV_FAULT_LIMIT	$V_{\text{IN\_OVLO}}$ is automatically 3% lower than this set point	$\pm 5\%$ (LL - HL)	130V to 435V	100%
Input / Output Overvoltage Warning Limit	(57h) VIN_OV_WARN_LIMIT		$\pm 5\%$ (LL - HL)	130V to 435V	100%
Input / Output Undervoltage Protection Limit	(D7h) DISABLE_FAULTS	Can only be disabled to a preset default value	$\pm 5\%$ (LL - HL)	130V or 260V	100%
Input Overcurrent Protection Limit	(5Bh) IIN_OC_FAULT_LIMIT		$\pm 5\%$ (10 - 133% of FL)	0 to 5.5A	100%
Input Overcurrent Warning Limit	(5Dh) IIN_OC_WARN_LIMIT		$\pm 5\%$ (10 - 133% of FL)	0 to 5.5A	100%
Overtemperature Protection Limit	(4Fh) OT_FAULT_LIMIT		$\pm 7^{\circ}\text{C}$ (Full Range)	0 to 125°C	100%
Overtemperature Warning Limit	(51h) OT_WARN_LIMIT		$\pm 7^{\circ}\text{C}$ (Full Range)	0 to 125°C	100%
Turn On Delay	(60h) TON_DELAY	Additional time delay to the undervoltage startup delay	$\pm 50\mu\text{s}$	0 to 100ms	0ms


<sup>[3]</sup> Refer to Digital Supervisor datasheet for complete list of supported commands.

## BCM Timing Diagram



## High Level Functional State Diagram

Conditions that cause state transitions are shown along arrows. Sub-sequence activities listed inside the state bubbles.



## Application Characteristics

Temperature controlled via top side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (primary side to secondary side). See associated figures for general trend data.




Figure 4 — No load power dissipation vs.  $V_{PRI\_DC}$




Figure 5 — Full load efficiency vs. temperature;  $V_{PRI\_DC}$




Figure 6 — Efficiency at  $T_{CASE} = -55^{\circ}\text{C}$




Figure 7 — Power dissipation at  $T_{CASE} = -55^{\circ}\text{C}$




Figure 8 — Efficiency at  $T_{CASE} = 25^{\circ}\text{C}$




Figure 9 — Power dissipation at  $T_{CASE} = 25^{\circ}\text{C}$




Figure 10 — Efficiency at  $T_{CASE} = 80^\circ\text{C}$




Figure 11 — Power dissipation at  $T_{CASE} = 80^\circ\text{C}$




Figure 12 —  $R_{SEC}$  vs. temperature; Nominal  $V_{PRI\_DC}$   
 $I_{SEC\_DC} = 62.5\text{A}$  at  $T_{CASE} = 80^\circ\text{C}$







Figure 13 —  $V_{SEC\_OUT\_PP}$  vs.  $I_{SEC\_DC}$ ; No external  $C_{SEC\_OUT\_EXT}$ .  
Board mounted module, scope setting:  
20MHz analog BW




**Figure 14** — Full load secondary voltage ripple,  $10\mu F$   $C_{PRI\_IN\_EXT}$ ,  
No external  $C_{SEC\_OUT\_EXT}$ . Board mounted module,  
scope setting: 20MHz analog BW




**Figure 15** — 0A–62.5A transient response:  $C_{PRI\_IN\_EXT} = 10\mu F$ ,  
no external  $C_{SEC\_OUT\_EXT}$



**Figure 16** — 62.5A–0A transient response:  $C_{PRI\_IN\_EXT} = 10\mu F$ ,  
no external  $C_{SEC\_OUT\_EXT}$



**Figure 17** — Startup from application of  $V_{PRI\_DC} = 384V$ ,  
20%  $I_{SEC\_OUT\_DG}$  100%  $C_{SEC\_OUT\_EXT}$



**Figure 18** — Startup from application of EN with pre-applied  
 $V_{PRI\_DC} = 384V$ , 20%  $I_{SEC\_OUT\_DG}$  100%  $C_{SEC\_OUT\_EXT}$

## General Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Mechanical</b>						
Length	L		60.87 / [2.396]	61.00 / [2.402]	61.13 / [2.407]	mm/[in]
Width	W		24.76 / [0.975]	25.14 / [0.990]	25.52 / [1.005]	mm/[in]
Height	H		7.21 / [0.284]	7.26 / [0.286]	7.31 / [0.288]	mm/[in]
Volume	Vol	Without heatsink		11.13 / [0.679]		cm <sup>3</sup> /[in <sup>3</sup> ]
Weight	W			41 / [1.45]		g/[oz]
Lead Finish		Nickel	0.51		2.03	μm
		Palladium	0.02		0.15	
		Gold	0.003		0.051	
<b>Thermal</b>						
Operating Temperature	T <sub>INTERNAL</sub>	T-Grade	-40		125	°C
		M-Grade	-55		125	°C
Thermal Resistance Top Side	Φ <sub>INT-TOP</sub>	Estimated thermal resistance to maximum temperature internal component from isothermal top		1.45		°C/W
Thermal Resistance Leads	Φ <sub>INT-LEADS</sub>	Estimated thermal resistance to maximum temperature internal component from isothermal leads		1.77		°C/W
Thermal Resistance Bottom Side	Φ <sub>INT-BOTTOM</sub>	Estimated thermal resistance to maximum temperature internal component from isothermal bottom		1.67		°C/W
Thermal Capacity				34		Ws/°C
<b>Assembly</b>						
Storage Temperature		T-Grade	-55		125	°C
		M-Grade	-65		125	°C
ESD Withstand	ESD <sub>HBM</sub>	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV)				
	ESD <sub>CDM</sub>	Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V)				


## General Characteristics (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-55^{\circ}\text{C} \leq T_{\text{INTERNAL}} \leq 125^{\circ}\text{C}$  (M-Grade); all other specifications are at  $T_{\text{INTERNAL}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Typ	Max	Unit
<b>Soldering</b> <sup>[1]</sup>						
Peak Temperature Top Case					135	°C
<b>Safety</b>						
Isolation Voltage / Dielectric Test	V <sub>HIPOT</sub>	PRIMARY to SECONDARY	<b>4242</b>			V <sub>DC</sub>
		PRIMARY to CASE	<b>2121</b>			
		SECONDARY to CASE	<b>2121</b>			
Isolation Capacitance	C <sub>PRI_SEC</sub>	Unpowered Unit	<b>620</b>	780	<b>940</b>	pF
Insulation Resistance	R <sub>PRI_SEC</sub>	At 500V <sub>DC</sub>	<b>10</b>			MΩ
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		2.31		MHrs
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		3.41		MHrs
Agency Approvals / Standards		cTUVus EN 60950-1				
		UL 60950-1				
		CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable				

[1] Product is not intended for reflow solder attach.

## PMBus™ System Diagram



The PMBus communication enabled bus converter provides accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags.

The BCM internal µC is referenced to primary ground. The Digital Isolator allows UART communication interface with the host Digital Supervisor at typical speed of 750kHz across the isolation barrier. One of the advantages of the Digital Isolator is its low power consumption. Each transmission channel is able to draw its internal bias circuitry directly from the input signal being transmitted to the output with minimal to no signal distortion.

The Digital Supervisor provides the host system µC with access to an array of up to 4 BCMs. This array is constantly polled for status by the Digital Supervisor. Direct communication to individual BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the Digital Supervisor data and pages (0x01 – 0x04) prior to a telemetry inquiry points to the array of BCMS connected data. The Digital Supervisor constantly polls the BCM data through the UART interface.

The Digital Supervisor enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The Digital Supervisor follows the PMBus command structure and specification.

Please refer to the Digital Supervisor data sheet for more details

## BCM in a ChiP




Figure 19 — BCM AC model

The BCM uses a high frequency resonant tank to move energy from primary to secondary and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the primary voltage and the secondary current. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM6123xD1E2663yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{SEC} = V_{PRI} \cdot K \quad (1)$$

$K$  represents the "turns ratio" of the BCM.

Rearranging Eq (1):

$$K = \frac{V_{SEC}}{V_{PRI}} \quad (2)$$

In the presence of a load,  $V_{SEC}$  is represented by:


$$V_{SEC} = V_{PRI} \cdot K - I_{SEC} \cdot R_{SEC} \quad (3)$$

and  $I_{SEC}$  is represented by:

$$I_{SEC} = \frac{I_{PRI} - I_{PRI\_Q}}{K} \quad (4)$$

$R_{SEC}$  represents the impedance of the BCM, and is a function of the  $R_{DS\_ON}$  of the primary and secondary MOSFETs and the winding resistance of the power transformer.  $I_{PRI\_Q}$  represents the quiescent current of the BCM controller, gate drive circuitry, and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that  $R_{SEC} = 0\Omega$  and  $I_{PRI\_Q} = 0A$ , Eq. (3) now becomes Eq. (1) and is essentially load independent, resistor  $R$  is now placed in series with  $V_{PRI}$ .

Figure 20 —  $K = 1/16$  BCM with series primary resistor

The relationship between  $V_{PRI}$  and  $V_{SEC}$  becomes:

$$V_{SEC} = (V_{PRI} - I_{PRI} \cdot R) \cdot K \quad (5)$$

Substituting the simplified version of Eq. (4) ( $I_{PRI\_Q}$  is assumed = 0A) into Eq. (5) yields:

$$V_{SEC} = V_{PRI} \cdot K - I_{SEC} \cdot R \cdot K^2 \quad (6)$$

This is similar in form to Eq. (3), where  $R_{SEC}$  is used to represent the characteristic impedance of the BCM. However, in this case a real resistor,  $R$ , on the primary side of the BCM is effectively scaled by  $K^2$  with respect to the secondary.

Assuming that  $R = 1\Omega$ , the effective  $R$  as seen from the secondary side is  $3.91m\Omega$ , with  $K = 1/16$ .

A similar exercise can be performed with the addition of a capacitor or shunt impedance at the primary of the BCM. A switch in series with  $V_{PRI}$  is added to the circuit. This is depicted in Figure 21.




Figure 21 — BCM with primary capacitor

A change in  $V_{PRI}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{PRI}}{dt} \quad (7)$$

Assume that with the capacitor charged to  $V_{PRI}$ , the switch is opened and the capacitor is discharged through the idealized BCM. In this case,

$$I_C = I_{SEC} \cdot K \quad (8)$$

substituting Eq. (1) and (8) into Eq. (7) reveals:

$$I_{SEC}(t) = \frac{C}{K^2} \cdot \frac{dV_{SEC}}{dt} \quad (9)$$

The equation in terms of the secondary has yielded a  $K^2$  scaling factor for  $C$ , specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the secondary when expressed in terms of the primary. With a  $K=1/16$  as shown in Figure 21,  $C = 1\mu F$  would appear as  $C = 256\mu F$  when viewed from the secondary.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point of load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM are:

- No load power dissipation ( $P_{PRI\_NL}$ ): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss ( $P_{R_{SEC}}$ ): refers to the power loss across the BCM modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{PRI\_NL} + P_{R_{SEC}} \quad (10)$$

Therefore,

$$P_{SEC\_OUT} = P_{PRI\_IN} - P_{DISSIPATED} = P_{PRI\_IN} - P_{PRI\_NL} - P_{R_{SEC}} \quad (11)$$

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{SEC\_OUT}}{P_{PRI\_IN}} = \frac{P_{PRI\_IN} - P_{PRI\_NL} - P_{R_{SEC}}}{P_{PRI\_IN}} \quad (12)$$

$$= \frac{V_{PRI} \cdot I_{PRI} - P_{PRI\_NL} - (I_{SEC})^2 \cdot R_{SEC}}{V_{PRI} \cdot I_{PRI}}$$

$$= 1 - \left( \frac{P_{PRI\_NL} + (I_{SEC})^2 \cdot R_{SEC}}{V_{PRI} \cdot I_{PRI}} \right)$$

## Input and Output Filter Design

A major advantage of BCM systems versus conventional PWM converters is that the transformer based BCM does not require external filtering to function properly. The resonant LC tank, operated at extreme high frequency, is amplitude modulated as a function of primary voltage and secondary current and efficiently transfers charge through the isolation transformer. A small amount of capacitance embedded in the primary and secondary stages of the module is sufficient for full functionality and is key to achieving power density.

This paradigm shift requires system design to carefully evaluate external filters in order to:

■ **Guarantee low source impedance:**

To take full advantage of the BCM's dynamic response, the impedance presented to its primary terminals must be low from DC to approximately 5MHz. The connection of the bus converter module to its power source should be implemented with minimal distribution inductance. If the interconnect inductance exceeds 100nH, the primary should be bypassed with a RC damper to retain low source impedance and stable operation. With an interconnect inductance of 200nH, the RC damper may be as high as  $1\mu\text{F}$  in series with  $0.3\Omega$ . A single electrolytic or equivalent low-Q capacitor may be used in place of the series RC bypass.

■ **Further reduce primary and/or secondary voltage ripple without sacrificing dynamic response:**

Given the wide bandwidth of the module, the source response is generally the limiting factor in the overall system response. Anomalies in the response of the primary source will appear at the secondary of the module multiplied by its K factor.

■ **Protect the module from overvoltage transients imposed by the system that would exceed maximum ratings and induce stresses:**

The module primary/secondary voltage ranges shall not be exceeded. An internal overvoltage lockout function prevents operation outside of the normal operating primary range. Even when disabled, the powertrain is exposed to the applied voltage and the power MOSFETs must withstand it.

Total load capacitance at the secondary of the BCM shall not exceed the specified maximum. Owing to the wide bandwidth and low secondary impedance of the module, low-frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the primary of the module. At frequencies  $<500\text{kHz}$  the module appears as an impedance of  $R_{\text{SEC}}$  between the source and load.

Within this frequency range, capacitance at the primary appears as effective capacitance on the secondary per the relationship defined in Eq. (13).

$$C_{\text{SEC\_EXT}} = \frac{C_{\text{PRI\_EXT}}}{K^2} \quad (13)$$

This enables a reduction in the size and number of capacitors used in a typical system.

## Thermal Considerations

The ChiP module provides a high degree of flexibility in that it presents three pathways to remove heat from the internal power dissipating components. Heat may be removed from the top surface, the bottom surface and the leads. The extent to which these three surfaces are cooled is a key component in determining the maximum current that is available from a ChiP, as can be seen from Figure 1.

Since the ChiP has a maximum internal temperature rating, it is necessary to estimate this internal temperature based on a system-level thermal solution. Given that there are three pathways to remove heat from the ChiP, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for a 6123 ChiP BCM in an application where the top, bottom, and leads are cooled. In this case, the BCM power dissipation is  $PD_{\text{TOTAL}}$  and the three surface temperatures are represented as  $T_{\text{CASE\_TOP}}$ ,  $T_{\text{CASE\_BOTTOM}}$ , and  $T_{\text{LEADS}}$ . This thermal system can now be very easily analyzed using a SPICE simulator with simple resistors, voltage sources, and a current source. The results of the simulation provide an estimate of heat flow through the various dissipation pathways as well as internal temperature.




Figure 22 — Top case, Bottom case and leads thermal model

Alternatively, equations can be written around this circuit and analyzed algebraically:

$$T_{\text{INT}} - PD_1 \cdot \Phi_{\text{INT-TOP}} = T_{\text{CASE\_TOP}}$$

$$T_{\text{INT}} - PD_2 \cdot \Phi_{\text{INT-BOTTOM}} = T_{\text{CASE\_BOTTOM}}$$

$$T_{\text{INT}} - PD_3 \cdot \Phi_{\text{INT-LEADS}} = T_{\text{LEADS}}$$

$$PD_{\text{TOTAL}} = PD_1 + PD_2 + PD_3$$

Where  $T_{\text{INT}}$  represents the internal temperature and  $PD_1$ ,  $PD_2$ , and  $PD_3$  represent the heat flow through the top side, bottom side, and leads, respectively.




Figure 23 — Top case and leads thermal model

Figure 23 shows a scenario where there is no bottom side cooling. In this case, the heat flow path to the bottom is left open and the equations now simplify to:

$$T_{INT} - PD_1 \cdot \Phi_{INT-TOP} = T_{CASE\_TOP}$$

$$T_{INT} - PD_3 \cdot \Phi_{INT-LEADS} = T_{LEADS}$$

$$PD_{TOTAL} = PD_1 + PD_3$$




Figure 24 — Top case thermal model

Figure 24 shows a scenario where there is no bottom side and leads cooling. In this case, the heat flow paths to the bottom and leads are left open and the equations now simplify to:

$$T_{INT} - PD_1 \cdot \Phi_{INT-TOP} = T_{CASE\_TOP}$$

$$PD_{TOTAL} = PD_1$$

Please note that Vicor has a suite of online tools, including a simulator and thermal estimator that greatly simplify the task of determining whether or not a BCM thermal configuration is valid for a given condition. These tools can be found at:  
<http://www.vicorpowers.com/powerbench>.

## Current Sharing

The performance of the BCM topology is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCMs of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point of load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes within the PCB to deliver and return the current to the modules.
- Provide as symmetric a PCB layout as possible among modules
- A dedicated input filter for each BCM in an array is required to prevent circulating currents.

For further details see [AN:016 Using BCM Bus Converters in High Power Arrays](#).




Figure 25 — BCM array


## Fuse Selection

In order to provide flexibility in configuring power systems, ChiP modules are not internally fused. Input line fusing of ChiP products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting  $I^2t$
- Recommend fuse:  $\leq 5A$  Bussmann PC-Tron (primary side)

## BCM Through Hole Package Mechanical Drawing and Recommended Land Pattern



## Revision History

Revision	Date	Description	Page Number(s)
1.0	02/01/17	Initial Release	n/a

**Vicor's comprehensive line of power solutions includes high density AC-DC and DC-DC modules and accessory components, fully configurable AC-DC and DC-DC power supplies, and complete custom power systems.**

Information furnished by Vicor is believed to be accurate and reliable. However, no responsibility is assumed by Vicor for its use. Vicor makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication. Vicor reserves the right to make changes to any products, specifications, and product descriptions at any time without notice. Information published by Vicor has been checked and is believed to be accurate at the time it was printed; however, Vicor assumes no responsibility for inaccuracies. Testing and other quality controls are used to the extent Vicor deems necessary to support Vicor's product warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

**Specifications are subject to change without notice.**

**Vicor's Standard Terms and Conditions**

All sales are subject to Vicor's Standard Terms and Conditions of Sale, which are available on Vicor's webpage or upon request.

**Product Warranty**

In Vicor's standard terms and conditions of sale, Vicor warrants that its products are free from non-conformity to its Standard Specifications (the "Express Limited Warranty"). This warranty is extended only to the original Buyer for the period expiring two (2) years after the date of shipment and is not transferable.

UNLESS OTHERWISE EXPRESSLY STATED IN A WRITTEN SALES AGREEMENT SIGNED BY A DULY AUTHORIZED VICOR SIGNATORY, VICOR DISCLAIMS ALL REPRESENTATIONS, LIABILITIES, AND WARRANTIES OF ANY KIND (WHETHER ARISING BY IMPLICATION OR BY OPERATION OF LAW) WITH RESPECT TO THE PRODUCTS, INCLUDING, WITHOUT LIMITATION, ANY WARRANTIES OR REPRESENTATIONS AS TO MERCHANTABILITY, FITNESS FOR PARTICULAR PURPOSE, INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT, OR ANY OTHER MATTER.

This warranty does not extend to products subjected to misuse, accident, or improper application, maintenance, or storage. Vicor shall not be liable for collateral or consequential damage. Vicor disclaims any and all liability arising out of the application or use of any product or circuit and assumes no liability for applications assistance or buyer product design. Buyers are responsible for their products and applications using Vicor products and components. Prior to using or distributing any products that include Vicor components, buyers should provide adequate design, testing and operating safeguards.

Vicor will repair or replace defective products in accordance with its own best judgment. For service under this warranty, the buyer must contact Vicor to obtain a Return Material Authorization (RMA) number and shipping instructions. Products returned without prior authorization will be returned to the buyer. The buyer will pay all charges incurred in returning the product to the factory. Vicor will pay all reshipment charges if the product was defective within the terms of this warranty.

**Life Support Policy**

VICOR'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF VICOR CORPORATION. As used herein, life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness. Per Vicor Terms and Conditions of Sale, the user of Vicor products and components in life support applications assumes all risks of such use and indemnifies Vicor against all liability and damages.

**Intellectual Property Notice**

Vicor and its subsidiaries own Intellectual Property (including issued U.S. and pending patent applications) relating to the products described in this data sheet. No license, whether express, implied, or arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Interested parties should contact Vicor's Intellectual Property Department.

**Vicor Corporation**

25 Frontage Road  
Andover, MA 01810 USA  
Tel: 800-735-6200  
Fax: 978-475-6715

[email](#)

Customer Service: [custserv@vicorpower.com](mailto:custserv@vicorpower.com)

Technical Support: [apps@vicorpower.com](mailto:apps@vicorpower.com)